Open Access   Article Go Back

Power Efficient High Speed Domino Circuit Using Adiabatic Logic

Jeeja Jaculine Let R.B.1 , Bharath P.2 , Varatharaj M.3

Section:Research Paper, Product Type: Journal Paper
Volume-2 , Issue-4 , Page no. 126-130, Apr-2014

Online published on Apr 30, 2014

Copyright © Jeeja Jaculine Let R.B., Bharath P., Varatharaj M. . This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

View this paper at   Google Scholar | DPI Digital Library

XML View
PDF Download

How to Cite this Paper

  • IEEE Citation
  • MLA Citation
  • APA Citation
  • BibTex Citation
  • RIS Citation

IEEE Style Citation: Jeeja Jaculine Let R.B., Bharath P., Varatharaj M. , “Power Efficient High Speed Domino Circuit Using Adiabatic Logic,” International Journal of Computer Sciences and Engineering, Vol.2, Issue.4, pp.126-130, 2014.

MLA Style Citation: Jeeja Jaculine Let R.B., Bharath P., Varatharaj M. "Power Efficient High Speed Domino Circuit Using Adiabatic Logic." International Journal of Computer Sciences and Engineering 2.4 (2014): 126-130.

APA Style Citation: Jeeja Jaculine Let R.B., Bharath P., Varatharaj M. , (2014). Power Efficient High Speed Domino Circuit Using Adiabatic Logic. International Journal of Computer Sciences and Engineering, 2(4), 126-130.

BibTex Style Citation:
@article{R.B._2014,
author = {Jeeja Jaculine Let R.B., Bharath P., Varatharaj M. },
title = {Power Efficient High Speed Domino Circuit Using Adiabatic Logic},
journal = {International Journal of Computer Sciences and Engineering},
issue_date = {4 2014},
volume = {2},
Issue = {4},
month = {4},
year = {2014},
issn = {2347-2693},
pages = {126-130},
url = {https://www.ijcseonline.org/full_paper_view.php?paper_id=121},
publisher = {IJCSE, Indore, INDIA},
}

RIS Style Citation:
TY - JOUR
UR - https://www.ijcseonline.org/full_paper_view.php?paper_id=121
TI - Power Efficient High Speed Domino Circuit Using Adiabatic Logic
T2 - International Journal of Computer Sciences and Engineering
AU - Jeeja Jaculine Let R.B., Bharath P., Varatharaj M.
PY - 2014
DA - 2014/04/30
PB - IJCSE, Indore, INDIA
SP - 126-130
IS - 4
VL - 2
SN - 2347-2693
ER -

VIEWS PDF XML
3416 3307 downloads 3471 downloads
  
  
           

Abstract

In this paper, a new domino circuit is proposed, inorder to have lower power consumption.For this proposed technique which is implemented based on adiabatic logic.The proposed circuit technique decreases the parasitic capatance in the dynamic node,to have fast and robust circuits.Thus the leakage current and consecuently power consumption and delay are reduced.Simulation results shown the effeciency and effectiveness of the domino circuit.The domino circuit designed using adiabatic logic will reduce the power consumption.

Key-Words / Index Term

Domino Logic, Adiabatic Logic,Leakage Current

References

[1]. J. M. Rabaey, A. Chandrakasan, and B. Nicolic, Digital Integrated Circuits: A Design Perspective, 2nd ed. Upper Saddle River, NJ: Prentice-Hall, 2003.
[2]. L. Wang, R. Krishnamurthy, K. Soumyanath, and N. Shanbhag, �An Energy-efficient leakage-tolerant dynamic circuit technique,� in Proc. Int.ASIC/SoC Conf., 2000, pp. 221�225.
[3]. Predictive Technology Model (PTM). 16 nm High Performance V2.1Technology of PTM Model. (2012, Feb. 19) [Online]. Available: http://www.eas.asu.edu/∼ptm/
[4]. H. Mahmoodi and K. Roy, �Diode-footed domino: A leakage-tolerant high fan-in dynamic circuit design style,� IEEE Trans. Circuits Syst. I, Reg. Papers, Mar. 2004.
[5]. A. Alvandpour, R. Krishnamurthy, K. Sourrty, and S. Y. Borkar, �A sub-130-nm conditional-keeper technique,� IEEE J. Solid-State Circuits, May 2002.
[6]. M. H. Anis, M. W. Allam, and M. I. Elmasry, �Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS echnologies,� IEEE Trans. Very Large Scale (VLSI) Syst.,Apr. t2002.
[7]. Y. Lih, N. Tzartzanis, and W. W. Walker, �A leakage current replica Keeper for dynamic circuits,� IEEE J. Solid-State Circuits, Jan. 2007.
[8]. A. Peiravi and M. Asyaei, �Robust low leakage controlled keeper by current-comparison domino for wide fan-in gates, integration VLSI , 2012.
[9]. H. Suzuki, C. H. Kim, and K. Roy, �Fast tag comparator using diode partitioned domino for 64-bit microprocessors,� IEEE Trans. Circuits Syst., Feb. 2007.
[10]. K. Bowman, S. G. Duval, and J. D. Meindl, �Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration,� IEEE J. Solid-State Circuits, Feb. 2002.