Open Access   Article Go Back

Design of High Speed Low Power Multiplier Using Reversible Logic A Vedic Mathematical Approach

P. Gopi Krishna1 , Dr.K.V.Subrahmanyam 2 , S Chandra Sekhar3

Section:Research Paper, Product Type: Journal Paper
Volume-2 , Issue-10 , Page no. 19-25, Oct-2014

Online published on Nov 02, 2014

Copyright © P. Gopi Krishna, Dr.K.V.Subrahmanyam , S Chandra Sekhar . This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

View this paper at   Google Scholar | DPI Digital Library

XML View
PDF Download

How to Cite this Paper

  • IEEE Citation
  • MLA Citation
  • APA Citation
  • BibTex Citation
  • RIS Citation

IEEE Style Citation: P. Gopi Krishna, Dr.K.V.Subrahmanyam , S Chandra Sekhar, “Design of High Speed Low Power Multiplier Using Reversible Logic A Vedic Mathematical Approach,” International Journal of Computer Sciences and Engineering, Vol.2, Issue.10, pp.19-25, 2014.

MLA Style Citation: P. Gopi Krishna, Dr.K.V.Subrahmanyam , S Chandra Sekhar "Design of High Speed Low Power Multiplier Using Reversible Logic A Vedic Mathematical Approach." International Journal of Computer Sciences and Engineering 2.10 (2014): 19-25.

APA Style Citation: P. Gopi Krishna, Dr.K.V.Subrahmanyam , S Chandra Sekhar, (2014). Design of High Speed Low Power Multiplier Using Reversible Logic A Vedic Mathematical Approach. International Journal of Computer Sciences and Engineering, 2(10), 19-25.

BibTex Style Citation:
@article{Krishna_2014,
author = {P. Gopi Krishna, Dr.K.V.Subrahmanyam , S Chandra Sekhar},
title = {Design of High Speed Low Power Multiplier Using Reversible Logic A Vedic Mathematical Approach},
journal = {International Journal of Computer Sciences and Engineering},
issue_date = {10 2014},
volume = {2},
Issue = {10},
month = {10},
year = {2014},
issn = {2347-2693},
pages = {19-25},
url = {https://www.ijcseonline.org/full_paper_view.php?paper_id=277},
publisher = {IJCSE, Indore, INDIA},
}

RIS Style Citation:
TY - JOUR
UR - https://www.ijcseonline.org/full_paper_view.php?paper_id=277
TI - Design of High Speed Low Power Multiplier Using Reversible Logic A Vedic Mathematical Approach
T2 - International Journal of Computer Sciences and Engineering
AU - P. Gopi Krishna, Dr.K.V.Subrahmanyam , S Chandra Sekhar
PY - 2014
DA - 2014/11/02
PB - IJCSE, Indore, INDIA
SP - 19-25
IS - 10
VL - 2
SN - 2347-2693
ER -

VIEWS PDF XML
3739 3625 downloads 3760 downloads
  
  
           

Abstract

Reversibility plays a fundamental role when computations with minimal energy dissipation are considered. In recent years, reversible logic has emerged as one of the most important approaches for power optimization with its application in low power CMOS, optical information processing, quantum computing and nanotechnology. This research proposes a new implementation of adder in reversible logic. The design reduces the number of gate operations compared to the existing adder reversible logic implementations. So, this design gives rise to an implementation with a reduced area and delay. We can use it to construct more complex systems in nanotechnology.

Key-Words / Index Term

Adder, Decimal Arithmetic, Reversible logic, Garbage output, HNG gate

References

[1] R. Landauer, "Irreversibility and Heat Generation in the Computational Process", IBM Journal of Research Development, 5, 1961, 183-191.
[2] Bennett, C., "Logical Reversibility of Computation," IBM Journal of Research and Development, 17, 1973, 525-532.
[3] Hafiz Md. Hasan Babu and A. R. Chowdhury, "Design of a Reversible Binary Coded Decimal Adder by Using Reversible 4-bit Parallel Adder", VLSI Design 2005, pp-255-260, Kolkata, India, Jan 2005.
[4] Himanshu. Thapliyal, S. Kotiyal and M.B Srinivas, "Novel BCD Adders and their Reversible Logic Implementation for IEEE 754r Format", VLSI Design 2006, Hyderabad, India, Jan 4-7, 2006, pp. 387-392.
[5] R. James, T. K. Shahana, K. P. Jacob and S. Sasi,"Improved Reversible Logic Implementation of Decimal Adder", IEEE 11th VDAT Symposium Aug 8-11, 2007.
[6] Md. M. H. Azad Khan, "Design of Full-adder With Reversible Gates", InternationalConference on Computer and Information Technology, Bangladesh, 2002, pp. 515-519.
[7] R. Feynman, "Quantum Mechanical Computers", Optical News, 1985, pp. 11-20.
[8] H. Thapliyal and M.B Srinivas, "A Novel Reversible TSG Gate and Its Application forDesigning Reversible Carry Look-Ahead and Other Adder Architectures", Tenth Asia-Pacific Computer Systems Architecture Conference, Singapore, Oct 24 - 26, 2005
[9] Rekha K.james,Shahana T.K,T.Poulose
Jacob,Sreela Sasi “A new look at Reversible logic implementation of Decimal adder”,IEEE 1- 4244-1368-0/07.
[10] Jagadguru Swami Sri Bharati Krishna Tirthaji Maharaja, Vedic Mathematics: Sixteen Simple Mathematical Formulae from the Veda, Delhi (1965).
[11] Rakshith Saligram and Rakshith T.R. "Novel Code Converter Employing Reversible Logic", International Journal of