The Viterbi algorithm is commonly applied in a number of sensitive usage models including decoding convolutional codes used in communications such as satellite communication, cellular relay, and wireless local area networks. The Viterbi algorithm process is similar to finding the most-likely sequence of states, resulting in sequence of observed events and, thus, boasts of high efficiency as it consists of finite number of possible states. Viterbi decoder is very important part at the receiver side in order to decode the convolutional codes. This paper briefly reviews the power reduction techniques along with their comparative analysis for designing Veterbi decoder at the receiver side of convolutional codes.

Viterbi Decoder, BMU, PMU, SMU, ACS

[1] A. J. Viterbi, “Convolutional codes and their performance in communication systems,” IEEE Transactions on Communication Technology, vol. 19, no. 5, pp. 751–772, 1971.
[2] B. Ozbay, S. Cekli. "Power-Efficient Viterbi Decoder Architecture and Field Programmeble Gate Arrays Fpga Implementation".Electrica, vol. 18, no. 1, pp. 52-59, 2018.
[3] Waqar Ahmad et. al “Accelerating Viterbi Algorithm using Custom Instruction Approach” arXiv:1809.02887v1 [cs.AR] 8 Sep 2018
[4] S.Nanthini Devi et. al “ An Efficient Low Power Convolutional Coding with Viterbi Decoding using FSM” Asian Journal of Applied Science and Technology (AJAST) Volume 1, Issue 2, Pages 111-114, March 2017
[5] Dinesh Kumar et. al “ VLSI implementation of high speed Viterbi decoder” International Journal For Technological Research In Engineering Volume 4, Issue 7, March-2017
[6] Mohd Azlan Abu Harlisya Harun Mohammad Yazdi Harmin Noor Izzri Abdul Wahab Muhd Khairulzaman Abdul Kadir ,(2016),"The design of Viterbi decoder for low power consumption space time trellis code without adder architecture using RTLmodel ", World Journal of Engineering, Vol. 13 Iss 6 pp. 540 – 546
[7] T. Kalavathi Devi et. al “An Asynchronous Low Power and High Performance VLSI Architecture for Viterbi Decoder Implemented with Quasi Delay Insensitive Templates” Hindawi Publishing Corporation Scientific World Journal Volume 2015, Article ID 621012, 13 pages http://dx.doi.org/10.1155/2015/621012
[8] T. Kalavathi Devi and C. Venkatesh, “Design of low power Viterbi decoder using asynchronous techniques,” International Journal on Advances in Engineering and Technology, vol. 4, pp. 561–570, 2012.
[9] Cholan, K. Design and Implementation of Low Power High Speed Viterbi Decoder. Procedia Engineering. 30. 61-68. 10.1016/j.proeng.2012.01.834 .. (2012).
[10] M. Benaissa, and Y. Zhu, “A Novel High-Speed Configurable Viterbi Decoder for Broadband Access,”URASIP Journal on Applied SignalProcessing, pp. 1317-1327, 2003.
[11] Y. Zhu and M. Benaissa, “Reconfigurable Viterbi decoding using a new ACS pipelining technique,” Proceedings of the 2003 IEEE international conference on Application-Specific Systems, Architectures, and Processors (ASAP2003), The Hague, The Netherlands, pp. 360-368., 24-26 June 2003.
[12] K. Page, P. M. Chau, “Improved Architectures for the Add-Compare- Select Operation in Long Constraint Length Viterbi Decoding,IEEE J. Solid-State Circuits, vol. 33, pp. 151-155, no. 1, January 1998.
[13] I. Kang and A. Willson, “Low-Power Viterbi Decoder for CDMA Mobile Terminals,” IEEE J. of Solid-State Circ., vol. 33, no. 3, pp. 473-482, Mar. 1998.
[14] Jinjin He, Huaping Liu, “High-speed Low-power Viterbi Decoder design for TCM Decoders”, IEEE Trans. VLSI, Vol. 20, Apr 2012.
[15] Anubhui Khare, Manish Saxena, Jagdish Patel, “FPGA Based Efficient Implementation of Viterbi Decoder”, International Journal of Engineering and Advanced Technology (IJEAT), Volume-1, Issue-1, October 2011.
[16] J. He, Z.Wang, and H.Liu, “An efficient 4-D 8PSK TCM decoder architecture,” IEEE Trans. Very Large Scale Integer. (VLSI) Syst., vol.18, no.5, May 2010.
[17] J. He, H. Liu, and Z. Wang, “A fast ACSU architecture for viterbi decoder using T-algorithm,” in Proc. 43rd IEEE Asilomar Conf. Signals, Syst. Comput., Nov. 2009.
[18] Chen, Y.H., Su, M.L. and Ni, Y.F. (2014), “FPGA implementation of trellis coded modulation decode on SDR communication system”, International Conference on Information Science, Electronics and Electrical Engineering (ISEEE), Sapporo, 26-28 April, pp. 89-93.
[19] Devi, P.U. and Rao, P.S. (2012), “Viterbi decoder with low power and low complexity for space time trellis codes”, International Journal of Engineering Research and Applications, Vol. 2 No. 3, pp. 1359-1365.
[20] Kavinilavu, V., Salivahanan, S., Bhaaskaran, V.K., akthikumaran, S., Brindha, B. and Vinoth, C. (2011), “Implementation of convolutional encoder and Viterbi decoder using Verilog HDL”, 3rd International Conference on Electronics Computer Technology (ICECT), Kanyakumari, 8-10 April, pp. 297-300.
[21] Mathana, J.M., Rangarajan, P. and Perinbam, J.R.P. (2013), “Low complexity reconfigurable turbo decoder for wireless communication systems”, Arabian Journal for Science and Engineering, Vol. 38 No. 10, pp. 2649-2662.
[22] Mostafa, K., Hussein, A., Youness, H. and Moness, M. (2016), “High performance reconfigurable Viterbi Decoder design for multi-standard receiver”, 33rd National Radio Science Conference (NRSC), Aswan, 22-25
[23] Arun, C. & Vayanaperumal, Rajamani. (2009). A Low Power and High Speed Viterbi Decoder Based on Deep Pipelined, Clock Blocking and Hazards Filtering. IJCNS. 2. 575-582. 10.4236/ijcns.2009.26064.