A novel low noise trans-impedance amplifier is proposed using low cost 0.18 µm CMOS technology. A resistive-capacitive feedback is used to extend the bandwidth of the amplifier. As the structure is inductor less, it is suitable for low cost integrated optical interconnects. In this paper Improved Particle Swarm Optimization have applied to determine optimal trans-resistance and noise of proposed structure of amplifier. Simulation results showed a -3 dB bandwidth of 5 GHZ with a trans-impedance gain of ≈ 62 dB ohms. The total voltage source power dissipation is less than 5 mW that is much less than that of conventional trans-impedances. The output noise voltage spectral density is 9.5 nV/sqrt(Hz) with a peak of 15nV/sqrt(Hz), while, the input referred noise current spectral density is below 10pA/sqrt(Hz) within the amplifier frequency band.

TIA, CMOS, Noise, Amplifier

[1] Z.Nosal, “Integrated circuits for high speed optoelectronics” International Conference on Microwaves, Radar and Wireless Communications, 2, 445–455, (2004).
[2] J. Pekarik, D. Greenberg, B. Jagannathan, R. Groves, J. Jones, R. Singh, A. Chinthakindi, X. Wang, M. Breitwisch, D. Coolbaugh, P. Cottrell, J. Florkey, G. Freeman, and R. Krishnasamy, “RFCMOS technology from 0.25 µm to 65 nm: The state of the art” In Proceedings of IEEE Custom Integrated Circuits Conference, pp. 217–224, (2004).
[3] B. Razavi, “Design of integrated circuits for optical communications” McGraw Hill, (2003).
[4] E. Sackinger, “Broadband circuits for optical fiber communication” New York: Wiley-Interscience, (2005).
[5] E. Sackinger, Broadband Circuits for Optical Fiber Communication. New York, NY, USA: Wiley, 2005.
[6] T.Takemoto,H.Yamashita,T.Yazaki,N.Chujo,Y.Lee,andY.Matsuoka, “A 4× 25-to-28 Gb/s 4.9 mW/Gb/s -9.7 dBm high-sensitivity optical receiver based on 65 nm CMOS for board-to-board interconnects,” in IEEE ISSCC Dig. Tech. Papers, 2013, pp. 118–119.
[7] Dan Li, Gabriele Minoia, Matteo Repossi, Daniele Baldi, and Enrico Temporiti, “A Low-Noise Design Technique for High-Speed CMOS Optical Receivers,” IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 49, NO. 6, JUNE 2014.
[8] J. F. Buckwalter, X. Zheng, G. Li, K. Raj, and A. V. Krishnamoorthy, “A monolithic 25-Gb/s transceiver with photonic ring modulators and Ge detectors in a 130-nm CMOS SOI process,” IEEE J. Solid-State Circuits, vol. 47, no. 6, pp. 1309–1322, Jun. 2012.
[9] C. Toumazou, and S. M. Park, “Wideband low noise CMOS transimpedance amplifier for gigahertz operation”, Electronics Letters, Vol. 32, No.13, pp. 1194-1196, (1996).
[10] Z. Chang, and W. M. C. Sansen, “Low-noise, low distortion CMOS AM wide-band amplifiers matching a capacitive source,” IEEE Journal of Solid-State Circuits, Vol.25, No. 3, pp. 833-840 (1990).
[11] B. Razavi, RF Microelectronics,Prentice Hall, (1998).
[12] B. Razavi, Design of analog CMOS integrated circuits, McGraw Hill, (2001).
[13] J. M. Garcia del Pozo, S. Celma, M. T. Sanz, and J. P Alegre, “CMOS tunable TIA for 1.25 Gbit/s optical Gigabit Ethernet,” Electronics Letters, Vol. 43(23), pp. 1303–1305, (2007).
[14] C. Verhoeven, A. V. Staveren, G. Monna, M. Kouwenhoven, and E. Yildiz, “Structured electronic design Negative feedback amplifiers”, Dordrecht: Kluwer Academic Publishers, (2003).
[15] D. A. Johns, and K. Martin, “Analog Integrated Circuit Design,” John Wiley and Sons, Inc., (1997).
[16] X. Chen, G. Wei, and L. Peh, “Design of low-power short distance opto-electronic transceiver front-ends with scalable supply voltages and frequencies,“ In International Symposium on Low Power Electronics and Design, pp. 277–282, (2008).
[17] F. Aznar, W. Gaberl, and H. Zimmermann, “A highly sensitive 2.5 Gb/s transimpedance amplifier in CMOS technology,” In IEEE International Symposium on Circuits and Systems, pp. 189–192, (2009).
[18] M. J. Lee, J. S. Youn, K. Y. Park, and W. Y. Choi, “A fully-integrated 12.5-Gb/s 850-nm CMOS optical receiver based on a spatially-modulated avalanche photodetector,” Vol. 22, No. 3, pp. 2511–2518, (2014).
[19] J. S. Youn, M. J. Lee, K. Y. Park, and W. Y. Choi, “10-Gb/s 850-nm CMOS OEIC receiver with a silicon avalanche photo-detector,” IEEE Journal of Quantum Electronic, Vol. 48(2), pp. 229–236, (2012).
[20] Samharison D, Rangaraja T. PSO Based Solution for the Optimal Location and Control Parameter Settings of UPFC in a Restructured Power System. Eur J Sci Res 2012; 83: 590- 601.
[21] Kennedy J, Eberhart R. Swarm Intelligence. San Diego, CA, [22] USA: Academic Press, 2001.Hongqing F, Long C, Zuyi S. Application of an improved PSO algorithm to optimal tuning of PID gains for water turbine governor. Energ Convers Manage 2011; 52: 763-1770.