Full adder circuit is functional building block of microprocessors, digital signal processors or any ALUs. In this paper leakage power is reduced by using less number of transistors with the techniques like GDI (Gate Diffusion Input) and PTL (Pass Transistor Logic) techniques. In this paper 3 designs have been proposed of low power 1 bit full adder circuit with 10Transistors ( using PTL multiplexer) , 8 Transistor(by using NMOS and PMOS PTL devices), 12 Transistors (6 Transistors to generate carry using GDI technique and 6 Transistors to generate sum using tri state inverters).These circuits consume less power with maximum of 73% power saving com-pare to conventional 28T design. The proposed circuit exploits the advantage of GDI technique and pass transistor logic, and sum is generated by tri state inverter logic in all designs.The entire simulations have been done on 180nm single n-well CMOS bulk technology, in virtuoso platform of cadence tool with the supply voltage 1.8V and frequency of 100MHz.

leakage power, GDI, Pass transistor logic, tri-state inverters

[1] Fayed and M. A. Bayoumi, “A low-power 10 transistor full adder cell for embedded architectures,” in Proc. IEEE Int. Symp. Circuits Syst., 2001, pp.226–229.
[2] H. T. Bui, Y. Wang, and Y. Jiang, “Design and analysis of low-power 10-transistor full adders using XOR XNOR gates,” IEEE Trans. Circuits Syst. II, Analog and Digi-tal Signal Processing., vol.49, no. 1, pp. 25–30, Jan. 2002.
[3] J.-F. Lin, Y.-T. Hwang, M.-H. Sheu and C.-C. Ho, “A novel high speed and energy efficient 10- transistor full adder design,” IEEE Trans. Circuits Syst. I, vol. 54, no. 5, pp. 1050–1059, May 2007.
[4] Y. Jiang, Al-Sheraidah. A, Y. Wang, Sha. E, and J. G. Chung, “A novel multiplexer-based low-power full adder,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 51, pp.345–348, July 2004.
[5] Dan Wang, Maofeng Yang, Wu Cheng XUguang Guan, Zhangming Zhu, Yintang Yang “ Novel Low power Full Adder Cells in 180nm CMOS Technology”, 4th IEEE conference on Industrial Electronics and Applications, pp. 430-433,2009.
[6] Sreehari Veeramachaneni, M.B. Srinivas, "New improved I•bit full adder cells ", Ca-nadian Conference on Electrical and Computer Engineering, pp. 000735 -000738, 2008.
[7] Chuen•Yau, Chen and, Yung•Pei Chou, "Novel Low•Power I•bit Full Adder Design", 9th International Symposium on Communications and Information Technology, pp. 1348 -1349, 2009
[8] F.Moradi, DTWisland, H.Mahmoodi, S.Aunet; T.V.Cao, A.Peiravi, "Ultra low power full adder topologies", IEEE International Symposium on Circuits and Systems, pp. 3158-3161, 2009.
[9] Amir Ali Khatibzadeh, Kaamran Raahemifar, "A 14•TRANSISTOR LOW POWER HIGH•SPEED FULL ADDER CELL", Canadian Conference on Electrical and Com-puter Engineering, vol. I, pp. 163-166, 2003.
[10] AK. Singh, C.M.R. Prabhu, K.M.Almadhagi, S.F. Farea, K. Shaban,"A Proposed 10•T Full Adder Cell for Low Power Consumption", International Conference on Electrical Engineering/Electronics Computer Telecommunications and Information Technology (ECTI•CON), pp. 389 -391, 2010.
[11] IIham Hassoune, Denis Flandre, .Iean•Didier Legat," ULPF A: A New Efficient De-sign of a Power• Aware Full Adder", IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 57, pp. 2066 - 2074, August 2010.
[12] S. Goel, A. Kumar, and M. A. Bayoumi, “Design of robust, energy-efficient full ad-ders for deep submicrometer design using hybrid-CMOS logic style,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 12, pp.1309–1321, Dec. 2006.
[13] H. T. Bui, Y. Wang, and Y. Jiang, “Design and analysis of low-power 10-transistor full adders using XOR–XNOR gates,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 49, no. 1, pp. 25–30, Jan. 2002.
[14] J.-F. Lin, Y.-T. Hwang, M.-H. Sheu and C.-C. Ho, “A novel high speed and energy efficient 10- transistor full adder design,” IEEE Trans. Circuits Syst. I, vol. 54, no. 5, pp. 1050–1059, May 2007.
[15] Yi WEI, Ji-zhong SHEN, “Design of a novel low power 8-transistor 1-bit full adder cell”, Journal of Zhejiang University-SCIENCE C (Computers & Electronics), vol. 7,pp 504-507, Dec 2011.
[16] Nabiallah Shiri Asmangerdi, Javad Forounchi and Kuresh Ghanbari, “A new 8- Transistor Floating Full-Adder Circuit”, IEEE Trans. 20th Iranian Conference on Electrical Engineering, (ICEE2012), pp. 1405-1409, May, 2012.